and the inductive property of the interconnect are presented in [3] . Cao et al. [4] discussed a numerical approach to model the effective loop inductance for multiple lines considering static timing analysis. The work in [5] analyzed the results of inductive effects on signal nets for ultra-deep submicron technologies under the influence of power grid noise and the impact of on-chip inductance from Al and Cu based interconnects.
Das et al. [6] proposed the concept of an optimal inductance value that can substantially reduce delay of global RLC signals. The work accomplished in [7] described the impact of on-chip inductance on power supply integrity. Fan [8] presented the process variation-aware interconnect simulation and optimization in VLSI designs.
The undesirable effects of on-chip inductance like higher interconnect coupling noise and challenges for accurate extraction as well as some desirable effects such as lower power consumption, less need for repeaters and faster signal rise time are covered in [9] . Ismail et al. [10, 11] described the effects of on-chip inductance on clock distribution networks and RLC trees.
The distribution of return current in a printed circuit board and the effects of added inductance of return path on signal integrity are emphasized in [12] . Leferink et al. [13] discussed the Inductance of printed circuit board ground planes. The impact of on-chip inductance and the properties of on-chip current loops are covered in [14, 15] .
Research work in [16] presented various power distribution networks and the effects of decoupling capacitance on power grid noise. Qi et al. [17] described techniques to model the inductance of on-chip interconnects and compared the simulation results with measured data. The flow of signal on a lossy and loseless transmission line is presented in [18] . Study in [19] described the measurement of on-chip transmission line effects in a 400 MHz processor.
Smith et al. [20] used RLC and transmission line elements to model a power plane in SPICE simulation program and simulated performance for different materials and geometries. Srivastava, Qi and Banerjee [21] presented the impact of Inductance on power distribution network design for nanoscale integrated circuits. This paper analyzes the printed circuit board return current distribution and its effects on signal integrity and extends it to cover the onchip interconnects.
Theory
Current always flow in loops and return back to the point of its origin taking the path of least impedance. At DC or very low frequencies, the return current distributes itself over the path having the least resistance [12] . This return path is generally the whole reference plane nearest to the signal current. The path taken by return currents in the case of low frequencies is presented in Figure 1 . Observed in the figure, the signal current is flowing out of the driver over the bold trace and the return current (dotted line) is distributed all across the reference plane.
As we move towards higher frequency of operation, the characteristics of the return current changes significantly. At higher frequencies, inductance becomes more dominant than the resistance and the return current flows through the path of least inductance [12] as shown in Figure 2 Very useful results can be extracted from equation (1) to minimize the total loop inductance. Firstly, the self inductances must be kept small. This can be achieved by using wider conductors or solid planes as reference.
Secondly, in order to increase the mutual inductance, conductors A and B must be placed close to each other. This is achieved by putting the signal and its respective return path in close proximity. Highest mutual inductance is created when the return current is flowing exactly beneath the signal current. Figure 5 shows the return current density in a PCB cross section [12] . H is the dielectric thickness and D is the distance from the center of the trace.
Experiment
A return plane can be thought as a network of a large number of resistors, capacitors, and inductors in a "springbed" architecture as shown in Figure 6 [20] . 
Solid and Split Plane
Earlier in this section the researchers discussed the properties of the return plane and how it could be modeled. We have to consider two variants of the return plane, namely · Solid Reference Plane · Split Reference Plane
Solid Reference Plane
Solid reference plane refers to a continuous path for return currents. The return currents closely follow the signal current in this case and we get the best signal quality over the net. Figure 4 shows the structure of a solid plane. As we can see, the return current will flow back to source in an unrestricted manner. For the simulation of the solid reference plane we use the network implementation shown in Figure 10 with an 11 by 11 matrix.
Split Reference Plane
As our designs are growing larger every day, it becomes necessary to split the layer of a PCB in order to accommodate multiple reference planes at the same level. This presents a serious hazard for return currents as they encounter a discontinuity in their path. As we know that the current must flow in a loop, it searches for an alternative path to return back to the source. This diversion causes the total loop inductance to grow in the return path and distorts the signal integrity. As an illustration, Figure 8 presents this scenario. We can see that the return current jumps from the 3.3 V plane to the 5 V plane and then to the ground plane in search of an alternative path towards the source. For the simulation of the split reference plane we will use the network implementation shown in Figure 9 . Figure 9 shows that for modeling a split in the reference plane, we can remove the unit cells from the center of the network and keep the two cells at the two edges of the network intact in order to provide a conducting medium for the return current to flow.
Reference Plane Simulation
As we now know, an ideal plane has an uninterrupted path for the return current to flow back to its source. Thus, it can be modeled as shown in Figure 12 . Also, since the nonideal reference plane introduces extra inductance in the return path, it can be modeled as shown in Figure 13 
On chip inductance
In contrast to the printed circuit board, where the dimensions of the interconnect are virtually constant, the on-chip interconnect hierarchy differs drastically [18] . Onchip wires are divided into global and local wires as shown in Figure 18 which presents the interconnect hierarchy for a 0.25um CMOS process. Global wires are designed to keep the resistance small whereas the local wires are shrunk to accommodate high integration density and have less capacitance which is crucial for high speed operation. In Figure 18 , M6 and M5 represent the higher metal layers which are used to distribute power and ground reference.
As we move down, the wires keep shrinking and the density process, power dissipation, and delay uncertainty are investigated in [9] . The return current path is intuitive during PCB routing and a well designed printed circuit board is considerably immune to the inductive effects. In the onchip regime, inductance extraction becomes a major challenge [1, 6, 7, 15, 21] . Densely packed interconnect structures and substrate coupling makes it difficult to predict the return path in advance. On-chip power distribution network design needs special attention [16] . Every device must get sufficient voltage in order to operate as intended. As described in the previous sections, the larger the current loop, the greater the signal degradation. Power noise can result in jitter [18] , so a thorough analysis of return current path of global signals like clock and high speed buses must be performed before making the timing budget. Simulations must be carried out by varying the inductance as shown previously to get the value of allowable degradation. The network then should be designed to match and minimize the return current path.
Results
SPICE netlist for the solid and split reference plane were simulated and results are plotted using MATLAB. presents the plot for the solid plane. As expected, a Gaussian distribution is obtained. Density of the current is more in the center and fades down as we move away. Reduced number of devices and simplified routing will result in more defect tolerance. Return current path based inductance analysis is thus a very useful tool for making robust high speed designs.
